Skip to main content

Intel Corporation hiring for Logic Design student


Company Name: Intel Corporation

Job Description: Logic Design student

Job Number: 705919

Description
Student position in the ND 10G Logic Design team.
The position includes requirements analysis, Spec review and writing, Circuit logic design and implementation using HW descriptive languages, pre-Si (Specman, FPGA) and post-Si idebug and testing.

Qualifications
We are looking for:
second, third years student of Electrical/ Computer engineer/ Applied Physics student pursuing for BSc or MSc degree, with at least 2 years till graduation, who is interested in working in a highly demanding HW design team.
If your grades average is around 80, or above, and you are a student of university or Lev institute  (from college students we require GPA 90) and can work 2,5 days a week in our Jerusalem campus, we are waiting for your application.

Job Category: Engineering
Primary Location: Israel--
Other Locations: Israel-Jerusalem
Full/Part Time: Part Time
Job Type: Student/Intern
Regular/Temporary: Temporary
Apply Before: Feb 27, 2014

Comments

Popular posts from this blog

Aricent Technologies holdings is hiring for Senior Software Engineer

Aricent Technologies holdings is hiring for Senior Software Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Software Engineer Job Reference: 42462 Work Experience:  3 – 5 Years Salary: Not Disclosed Educational Qualification: BE Work location: Bengaluru Desired profile Individual Contributor, Excellent technical aptitude, lead team technically, deep exposure to LTE MAc layer or RLC/PDCP layer implementation Mandatory Skills: C / C++ Interested candidates can apply the job through this link  https://bit.ly/2mN4Q5H Website:  https://www.aricent.com/ Company Address: Aricent Technologies Holdings Limited, 18/1, Outer Ring Rd, Chandana, Panathur Post, Bengaluru 560103 Telephone: 080 4106 7000 Company profile Aricent is a global design and engineering company innovating for customers in the digital era. We help our clients lead into the future by solving their most complex and mission

SanDisk India is hiring Dir I, Engineering Program Mgmt

Company Name: SanDisk India Job Description: Dir I, Engineering Program Mgmt Job Reference: 3046 Work Experience: 10 – 12 Years Work Location: Bangalore Education: UG - B. Tech/B.E. - Any Specialization, PG - Any Postgraduate - Any Specialization DOCTORATE - Doctorate Not Required Job Segment: Production, Manufacturing, Maintenance Job Description In this position, the Program Manager will have following responsibilities Manage activities for a specific product or group of products from product definition and planning through production and release. Involvement throughout all stages of a products lifecycle, from product release through maintenance of the product and end of life decisions. Create and manage the integrated program schedule, manages critical path, drives for the best possible milestone dates, escalating key issues and present options for resolution to the cross-functional executive teams. Drive cross-functional in-house and

Smartplay Technologies is hiring Senior/lead Engineer - Asic Verification - 25 Opening(s)

Company Name: Smartplay Technologies (I) Private Limited Job Description: Senior/lead Engineer - Asic Verification Number of Requirements: 25 Openings Work Experience: 3 – 8 Years Work Location: Bangalore/Noida/Chennai Job Reference: SP_DV_06252013 Compensation: INR 600,000 – 1,600,000 P.A Education: UG - B. Tech/B.E. - Any Specialization, Computers, Electrical, Electronics/Telecommunication PG - M. Tech - Any Specialization, Computers, Electrical, Electronics/Telecommunication DOCTORATE - Any Doctorate - Any Specialization, Doctorate Not Required Job Description Job Responsibility Knowledge of Code coverage using features in existing simulators or stand alone tools like Surecov, HDL score etc. Working on full chip verification and VVM/RVM technology / System Verilog is a must, worked on passing test cases, test benches, Building environment. Knowledge of Functional coverage using HVL language features or assertions a plus.Proficiency i