Skip to main content

Intel Corporation hiring Local US DA Design Automation Intern


Company Name: Intel Corporation

Job Description: Local US DA (Design Automation) Intern

Job Number: 705408

Description

Job Description: Develops and applies computer aided design (CAD) software engineering methods, theories and research techniques in the investigation and solution of technical problems. Assessing architecture and hardware limitations, plans technical projects in the design and development of CAD software. Defines and selects new approaches and implementation of CAD software engineering applications and design specifications and parameters. Develops routines and utility programs. Prepares design specifications, analysis and recommendations for presentation and approval. May specify materials, equipment and supplies required for completion of projects and may evaluate vendor capabilities to provide required products or services. Hands on support and debugging.

The ideal candidate should exhibit the following behavioral traits:
I. Strong analytical skills
II. Strong written and verbal communication skills
III. Ability to work in a dynamic and team oriented environment

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications:
I. Must be pursuing an MS or PhD in Computer Engineering or Computer Science
II. Minimum of 3 months experience with UNIX
Preferred Qualifications:
III. Minimum of 3 months experience with revision control knowledge will also be considered.
IV. Minimum of 3 months experience with industry experience in CAD environments, support, or IC design (analog/RF and/or digital ASIC)
V. Minimum of 3 months experience with Cadence, Synopsys, Mentor Graphics, Agilent and/or revision control tools

Job Category: Engineering

Primary Location: USA-Oregon, Hillsboro

Other Locations: USA-California, Santa Clara, USA-Arizona, Phoenix

Full/Part Time: Full Time

Job Type: Student/Intern

Regular/Temporary: Temporary
  
Apply Before: Mar 31, 2013 

Comments

Popular posts from this blog

Aricent Technologies holdings is hiring for Senior Software Engineer

Aricent Technologies holdings is hiring for Senior Software Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Software Engineer Job Reference: 42462 Work Experience:  3 – 5 Years Salary: Not Disclosed Educational Qualification: BE Work location: Bengaluru Desired profile Individual Contributor, Excellent technical aptitude, lead team technically, deep exposure to LTE MAc layer or RLC/PDCP layer implementation Mandatory Skills: C / C++ Interested candidates can apply the job through this link  https://bit.ly/2mN4Q5H Website:  https://www.aricent.com/ Company Address: Aricent Technologies Holdings Limited, 18/1, Outer Ring Rd, Chandana, Panathur Post, Bengaluru 560103 Telephone: 080 4106 7000 Company profile Aricent is a global design and engineering company innovating for customers in the digital era. We help our clients lead into the future by solving their most complex and mission

Smartplay Technologies is hiring Senior/lead Engineer - Asic Verification - 25 Opening(s)

Company Name: Smartplay Technologies (I) Private Limited Job Description: Senior/lead Engineer - Asic Verification Number of Requirements: 25 Openings Work Experience: 3 – 8 Years Work Location: Bangalore/Noida/Chennai Job Reference: SP_DV_06252013 Compensation: INR 600,000 – 1,600,000 P.A Education: UG - B. Tech/B.E. - Any Specialization, Computers, Electrical, Electronics/Telecommunication PG - M. Tech - Any Specialization, Computers, Electrical, Electronics/Telecommunication DOCTORATE - Any Doctorate - Any Specialization, Doctorate Not Required Job Description Job Responsibility Knowledge of Code coverage using features in existing simulators or stand alone tools like Surecov, HDL score etc. Working on full chip verification and VVM/RVM technology / System Verilog is a must, worked on passing test cases, test benches, Building environment. Knowledge of Functional coverage using HVL language features or assertions a plus.Proficiency i

Walkins for Science graduates with Medical background for claims audit

Company Name: Medi Assist India Private Limited Job Description: Claim Management, Microbiologist, Pharmacist, Nurse   Experience: 2-3 years Qualification: BDS/BHMS/BAMS/BUMS/B Sc-Life Science Date of walkin: 12-10-2012 Venue: Medi Assist India Private Limited Sree Krishna Arcade, No.47/1,  9 th Cross, 1 st Main Road,  3 rd Phase, J.P Nagar, Bangalore 560078 For more details contact HR – Lakshmi Rajkumar Cell: 9379255862