Skip to main content

Intel India is hiring Fm/sw Validation Test Lead/Manager

Company Name: Intel Technology India Private Limited

Job Description: Fm/sw Validation Test Lead / Manager

Job Reference: 712118

Working Experience: 6 – 8 Years

Work Location: Bengaluru

Job Description
In this position, you will be responsible for delivering fully validated BIOS on PC platforms by closely working with BIOS development and architect. It includes planning, development of test content, sighting isolation & debug FW bugs and contribution to design and development of validation collaterals.

Your responsibilities will include but not be limited to
Experiance in leading a small group of Test engineers for as technical Lead / Test Manager

Responsible for development of test collaterals like test plan and test cases for BIOS features of the platform

Develop knowledge on BIOS code and its flow to identify defects area - Debug Pre-boot, Run Time, and system management interrupt (SMI) code.

Responsible for tracking, followup, isolation and debug of sightings raised
Collaborate with cross-geo teams to partner and participate in validation test methodologies and debug

Propose innovative solutions for debug and execution

Understanding overall product requirements and product software architecture to optimize tests across modules and leverage automation for quicker, wider test coverage

Developing solutions to problems utilizing formal education, judgment and formal software and validation process

Desired Profile
Qualifications
You should possess a Bachelor or a Master of Science degree in Computer Science, Electronics Engineering or a related discipline with 6 to 8 years of experience in FW validation and pc validation including BIOS code level debug. Additional qualifications include:

Strong knowledge on C/C++/Assembly code/UEFI code


 Knowledge of basic computer science, PC architecture, FW/BIOS, operating systems, software life cycle, software validation methodologies, tools and processes.

Knowledge of BIOS validation, Windows operating system, Intel architecture, preferably specific experience with Power management(ACPI),CPU, Memory, iGPU/dGPU Storage, USB, OROM, PCIE Add-on cards.

Demonstrated abilities and track record in test architecture, planning, test case development and execution

Knowledge of BIOS debug tools like ITP, JTAG, Arium.

The candidate must have strong initiative, self-motivation, analytical skills, and be able to multi-task.

Good teamwork skills are a must as the candidate will be working with various levels of engineering expertise in various geographies

Excellent problem solving and written and oral communication skills and ability to clearly communicate test cases, test results and defects

The following qualifications would be added advantages
Having good knowledge of Bios / Firmware (AMI, Phoenix and Award).

Technical leadership experience.

Knowledge on software debug tools like Windbg, xPerf.


Contact Details: Intel Technology India Private Limited, Devarabisanahalli Village, Sarjapur Ring Road, Bengaluru - 560 103

Website: http://www.intel.com

Labels:

Popular posts from this blog

Aricent Technologies holdings is hiring for Senior Software Engineer

Aricent Technologies holdings is hiring for Senior Software Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Software Engineer Job Reference: 42462 Work Experience:  3 – 5 Years Salary: Not Disclosed Educational Qualification: BE Work location: Bengaluru Desired profile Individual Contributor, Excellent technical aptitude, lead team technically, deep exposure to LTE MAc layer or RLC/PDCP layer implementation Mandatory Skills: C / C++ Interested candidates can apply the job through this link  https://bit.ly/2mN4Q5H Website:  https://www.aricent.com/ Company Address: Aricent Technologies Holdings Limited, 18/1, Outer Ring Rd, Chandana, Panathur Post, Bengaluru 560103 Telephone: 080 4106 7000 Company profile Aricent is a global design and engineering company innovating for customers in the digital era. We help our clients lead into the future by solving their most complex and mission
Read more

SanDisk India is hiring Dir I, Engineering Program Mgmt

Company Name: SanDisk India Job Description: Dir I, Engineering Program Mgmt Job Reference: 3046 Work Experience: 10 – 12 Years Work Location: Bangalore Education: UG - B. Tech/B.E. - Any Specialization, PG - Any Postgraduate - Any Specialization DOCTORATE - Doctorate Not Required Job Segment: Production, Manufacturing, Maintenance Job Description In this position, the Program Manager will have following responsibilities Manage activities for a specific product or group of products from product definition and planning through production and release. Involvement throughout all stages of a products lifecycle, from product release through maintenance of the product and end of life decisions. Create and manage the integrated program schedule, manages critical path, drives for the best possible milestone dates, escalating key issues and present options for resolution to the cross-functional executive teams. Drive cross-functional in-house and
Read more

Smartplay Technologies is hiring Senior/lead Engineer - Asic Verification - 25 Opening(s)

Company Name: Smartplay Technologies (I) Private Limited Job Description: Senior/lead Engineer - Asic Verification Number of Requirements: 25 Openings Work Experience: 3 – 8 Years Work Location: Bangalore/Noida/Chennai Job Reference: SP_DV_06252013 Compensation: INR 600,000 – 1,600,000 P.A Education: UG - B. Tech/B.E. - Any Specialization, Computers, Electrical, Electronics/Telecommunication PG - M. Tech - Any Specialization, Computers, Electrical, Electronics/Telecommunication DOCTORATE - Any Doctorate - Any Specialization, Doctorate Not Required Job Description Job Responsibility Knowledge of Code coverage using features in existing simulators or stand alone tools like Surecov, HDL score etc. Working on full chip verification and VVM/RVM technology / System Verilog is a must, worked on passing test cases, test benches, Building environment. Knowledge of Functional coverage using HVL language features or assertions a plus.Proficiency i
Read more