Skip to main content

Aricent Technologies holdings is hiring for Senior Software Engineer

Aricent Technologies holdings is hiring for Senior Software Engineer

Entity Name: Aricent Technologies Holdings Private Limited

Job description: Senior Software Engineer

Job Reference: 42462

Work Experience:  3 – 5 Years

Salary: Not Disclosed

Educational Qualification: BE

Work location: Bengaluru

Desired profile
Individual Contributor, Excellent technical aptitude, lead team technically, deep exposure to LTE MAc layer or RLC/PDCP layer implementation

Mandatory Skills: C / C++

Interested candidates can apply the job through this link https://bit.ly/2mN4Q5H

Website: https://www.aricent.com/

Company Address: Aricent Technologies Holdings Limited, 18/1, Outer Ring Rd, Chandana, Panathur Post, Bengaluru 560103
Telephone: 080 4106 7000

Company profile
Aricent is a global design and engineering company innovating for customers in the digital era. We help our clients lead into the future by solving their most complex and mission critical issues through customized solutions. For decades, we have helped companies do new things and scale with intention. We bring differentiated value and capability in focused industries to help transform products, brands and companies. Aricent takes pride in partnering with the world’s leading technology brands. Together we’re responsible for innovations that have created new markets worth billions. Working with Aricent means having a highly skilled leadership team that’s focused on your projects and understands how to create a framework for consistent innovation. We are the expertise behind many of the technologies that are powering a fully connected world.

Please Note: Kindly go through the above mentioned job description and if you have any queries related to the JD then call this telephone number 080 4106 7000 and ask operator to connect the call to HR representative, Candidates must registered themselves with company website and apply the job soon after reading this blog (i.e. by 1-2 days from the date of this blog posted) All the best. 

Popular posts from this blog

Intel Corporation hiring for Pre-Silicon Verification Engineer

Company Name: Intel Corporation Job Description: Pre-Silicon Verification Engineer Job Number: 706106 Description In this position, the candidate will be responsible for verification of soft IP cores for Intel's next generation chips (including SOCs) for the different market segments. Candidate will develop various Verification components like scoreboard, monitors, checkers and overall Verification environment Develops pre-Silicon functional validation tests to verify system will meet design requirements. Creates test plans for RTL validation, defining and running system simulation models. Qualifications Master of Science (or a Master of Technology) degree in Electrical Engineering with more than three years of relevant industry experience or a Bachelor of Science (Bachelor of Technology) degree in Electrical Engineering with more than five years of relevant industry experience. Experience: Expertise in system Verilog, and OVM based verification meth

Smartplay Technologies is hiring Senior/lead Engineer - Asic Verification - 25 Opening(s)

Company Name: Smartplay Technologies (I) Private Limited Job Description: Senior/lead Engineer - Asic Verification Number of Requirements: 25 Openings Work Experience: 3 – 8 Years Work Location: Bangalore/Noida/Chennai Job Reference: SP_DV_06252013 Compensation: INR 600,000 – 1,600,000 P.A Education: UG - B. Tech/B.E. - Any Specialization, Computers, Electrical, Electronics/Telecommunication PG - M. Tech - Any Specialization, Computers, Electrical, Electronics/Telecommunication DOCTORATE - Any Doctorate - Any Specialization, Doctorate Not Required Job Description Job Responsibility Knowledge of Code coverage using features in existing simulators or stand alone tools like Surecov, HDL score etc. Working on full chip verification and VVM/RVM technology / System Verilog is a must, worked on passing test cases, test benches, Building environment. Knowledge of Functional coverage using HVL language features or assertions a plus.Proficiency i